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Abstract 
This paper now presents an equivalent circuit model and transient analysis of a voltage-type Z-source 
impedance converter (ZSC) with circuit stray parameters and parasitic parameters existing in passive 
component of ZSC taken into consideration. Through detailed analysis, the paper studies unwelcome high 
frequency parasitic oscillation phenomena of the DC-link voltage. The non-linear constitutive differential 
equations are set up to characterize the transient behavior in the time domain. Simulation results obtained 
using saber software and experimental results obtained using a laboratory prototype are presented, show 
parasitic oscillation phenomena of the DC-link voltage, and the simulation results agreed approximately with 
the experimental ones. 
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Selection and/or peer-review under responsibility of [CEIS 2011] 
Keywords: Z-Source Converter; Parasitic Parameters; Equivalent Circuit Model; Transient Analysis; Parasitic Oscillation
1. Introduction
Power inverters are increasingly being used in modern energy conversion systems, including
uninterruptible power supplies, motor drives. Z-source inverters are new single-stage electronic power 
converters with both voltage-buck and boost capabilities. The general Z-source converter (ZSC) structure, 
which consists of inductors and capacitors connected in X shape to couple the inverter circuit to the dc voltage 
source, as shown in Fig. 1(a). Its operating principle has been described in [1].  
Due to the obvious advantages of ZSC, it has been adopted for various applications, such as fuel cell energy 
conversion systems [1] and motor drives [2-3]. So far, some of the currently available literature [4–8] mainly 
focuses on steady-state analysis, mathematical ac small-signal analysis, or controller design from different 
perspectives including various loading and, therefore, not attempted in this paper. In all these literatures, only 
the parasitic resistances of inductors, either/or the equivalent series resistance (ESR) of capacitors are 
considered, which doesn’t fully represent the converter high-frequency characteristics. The effect of 
equivalent series inductance (ESL) is usually neglected when the converter performance is analysed and 
evaluated. However in power converter applications, the ESR and ESL introduce DC-link voltage spike and 
possible circuit resonance with other components or parasitic elements in the circuit effects on the converter 
performance.  
Therefore, this paper presents a more accurate equivalent circuit model of a voltage-source type Z-source 
converter considering detailed parasitic parameters, which has not been previously attempted. Furthermore, 
the parasitic oscillation phenomena of the DC-link voltage are discussed by through mathematical formulation 
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and time domain analysis. The next section of this paper is to establish equivalent circuit models for ZSC with 
detailed parasitic parameters taken into consideration, and presents the transient analysis of DC-link voltage. 
Simulation results using obtained based on Saber simulation platform are presented to validate the 
effectiveness of the equivalent circuit models. Experimental results obtained using laboratory prototypes  are 
explored and compared with the simulation ones. 
2. Equivalent circuit of ZSC 
The ESL plays a very important role on capacitor high frequency (HF) performance, which significantly 
affects the DC-link voltage. The ESL and capacitance can resonate and make a capacitor perform like an 
inductor at HF range; therefore it is necessary to consider the ESL of capacitors.  
For this work, the VS-type Z-source impedance network is analysed, and its equivalent circuit in which the 
load is in parallel with an active switch as shown in Fig. 1, where the parasitic resistances of inductors, ESR 
and ESL of capacitors, and an input diode are clearly indicated (The forward voltage drop of the input diode is 
modelled by a fixed voltage drop VD). The converter circuitry and external load are replaced by a single 
switch and a series RL connected in parallel to simplify the modelling. CT is a total capacitor of an equivalent 
capacitor of the switch's antiparallel diode and parasitic capacitor of the DC-link. Since the on-resistance of 
switch S is much smaller than the load impedance, it is neglected in the modelling and analysis. 
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Fig. 1  Equivalent circuit considering parasitic parameters  Fig. 2  Equivalent circuit of active state 
The operating state of the impedance network is decided by the states of the input diode and switch S. The 
possible operating states and the steady state behaviour of a Z-source inverter have been analysed in [3,8]. 
This paper only focuses on three typical operating states. The equivalent circuits and characteristics of these 
three operating states can be described separately, as given in the following sections by considering the 
presence of parasitic parameters. 
3.1 Active state 
As can be seen in the equivalent circuit given in Fig. 2, the switch S is turned off, and the diode is 
conducting. The converter is in a non-shoot through state. The equations that define the active state are given 
by: 
1 1 1 2 2 2 2
1 1 2
/
T T
dc L L L C C C C C
L C C load C C load
v v i R v L di dt R i
i i i i i i i
= + − − −
= + + = + +
2        (1) 
Assuming that, the Z-source capacitor voltage and the Z-source inductor current are constant during this 
period. Since the ESL of capacitors is much smaller than the Z-source inductor, it is neglected in the high 
frequency parasitic oscillation analysis of the DC-link voltage. Then the simplified equivalent circuit of active 
state can be seen in Fig. 3. 
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Fig.3 Simplified equivalent circuit of active state     Fig. 4 Equivalent circuit of DCM state 
Where 
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The capacitor voltage is higher than the input voltage during boost operation when there are shoot through 
states; thus, the inductor current decreases. As time goes on, the inductor current keeps decreasing to a level 
where the input current or the diode current is decreased to zero; this state ends, and the inverter enters to a 
new state. 
3.2 Discontinuous current mode (DCM) state 
In this state, the switch S remains in the off state as shown in Fig.4. The current through the diode becomes 
to zero and the diode is turned off. This state is undesirable and is to be avoided by proper sizing of the 
inductors and capacitors of the impedance converter. 
This state doesn't contribute to the power conversion process and should be avoided. Thus, detailed 
transient analysis is not attempted in this paper. 
3.3 Shoot through state 
The circuit is in a switch shoot-through zero state as shown in Fig.5. The diode is reverse biased, and the 
capacitors charge the inductors. The voltage source at the input terminals of the ZSC is disconnected. And 
there is a source free series RLC circuit at the output terminals. 
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Fig. 5 Equivalent circuit of shoot through state    Fig. 6 DC-link voltage with parasitic voltage 
3. Transient characteristic  
3.1 Active state 
The equation (3) can be simplified by making the assumption that s loadL L  and s loadR R  ,  
2 load
load
R
t
Ldc s dc dc
s T s T
load
d v L dv dvL C e R C v V
dt R dt dt
−
+ + + dc s=       (4) 
As we know, it is difficult to derive the analytical closed-form of  from the differential Eq.4. But we can 
discuss the effect of parasitic parameters on parasitic voltage of DC-link. 
dcV
, , ,s T load loadL C R L  and sR both will 
affect the additional parasitic voltage. and  determine the time required to reach steady state of DC-
link voltage. 
loadR loadL
sL is one of the key components which significantly affect the DC-link voltage spike. 
For this case, the input data of the system can be listed as, 
233 LIU Ping et al. /  Procedia Engineering  15 ( 2011 )  230 – 234 
dc
Vin=48V, VD=1.5V, Rload =5ȍ, Lload=100ȝH, C =300ȝF, RC =0.055ȍ, LC=100nH, CT =1ȝF, shoot through 
duty cycle D=0.1.Fig. 6 shows V  with parasitic voltage. 
3.2 Shoot through state 
The DC-link voltage equation for this state is 
11 2
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T
2s t
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A Av v e e
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= = + s t          (5) 
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Where the constants 1A and 2A are determined from the steady values and of non-shoot 
through state. 
loadi /loaddi dt
4. Simulation and experimental results 
Computer simulation for circuit model is carried out using Saber software. A ZSC converter prototype has 
been designed and built in the laboratory. As shown in this section, simulation results agree well with the 
experimental values. The operational conditions and electrical specifications used in simulation and 
experiment are given below.  
C = 300ȝF, L = 36.5ȝH, switching frequency fS = 20kHz. 
Fig. 6 shows simulation and experimental waveforms of ZSC operating at boost mode under the test 
conditions of Vin=30V, Rload =5ȍ, Lload=200ȝH, CT =10nF, LC=160nH, RL=0.05ȍ, RC =0.055ȍ, D=0.2. From 
Fig. 7, the  was boosted and the unwelcome high frequency oscillation phenomena of  and capacitor 
voltage  can be seen clearly. Then from Fig.7(a) and (b), one can see both waveforms contain a damped 
oscillation at the time of the step change in the duty cycle. And the damped oscillation seen in  have the 
same characteristics with the damped oscillation seen in  except the magnitude of the oscillation is halved 
in the former case.  
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Fig. 7(a)  Simulation result of Boost-mode operation(top: ; bottom: )  Fig. 7 (b) Experiment result of Boost-mode 
operation(top: ; bottom: ) 
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Fig. 8 shows simulation and experimental waveforms of ZSC operating at DCM state under the test 
conditions of Vin=24V, Rload =30ȍ, D=0.15. The inductor current has high ripple and becomes discontinuous, 
and the output voltage gets distorted. 
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Fig. 8(a) Simulation result of DCM state of ZSC(top: Li ; bottom: ) Fig. 8 (b) Experiment result of DCM state of ZSC(top:dcV Li ; 
bottom: ) dcV
5. conclusion 
A more accurate equivalent circuit model considering parasitic parameters has been established to study the 
transient behaviours of the DC-link voltage in ZSC. Computer simulation results are provided to verify the 
effectiveness of the proposed equivalent circuit. Experimental results obtained by a laboratory prototype 
propose parasitic oscillation phenomena caused by parasitic parameters, and show very good agreement with 
respect to the theoretical predictions and simulation results.  
Although this paper has focused on modelling and parasitic oscillation analysis for ZSC, issues related to 
the method for suppressing the DC-link parasitic voltage can be discussed in future publications.  
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